Effective Capacitance Modeling Using Graph Neural Networks
arXiv:2507.03787v2 Announce Type: replace
Abstract: Static timing analysis is a crucial stage in the VLSI design flow that verifies the timing correctness of circuits. Timing analysis depends on the placement and routing of the design, but at the same…